System Design through Verilog-NPTEL Week 8- Answers