Introduction to Verilog | Event Semantics