Realize all the logic gates | Lab 01 | JNTUH CMOS VLSI Design Lab | Xilinx Vivado