VHDL/Verilog Functional and Timing Simulation Tutorial (Xilinx and Modelsim seemless integration