Basic VHDL Xilinx Project (AND Gate)