MIPS Explained