Full Adder Simulation in Xilinx using VHDL Code