AND Gate in Xilinx using VHDL Code Simulation