Hi friend
in this video you will able to leran how to use Vivado ,you can learn writing module and testbench. do simulation verify the module,view schematic etc
for more video like this watch below
👉verilog code for binary to gray converter with testbench and viceversa in Questasim
[ Ссылка ]
👉verilog code for exor gate using nand gate | Structural Modelling style in questasim
[ Ссылка ]
👉Free online Verilog Simulator | EDA PLAYGROUND
[ Ссылка ]
👉How to use Questasim for Beginners | Schematic View | TestBench
[ Ссылка ]
#plz_subscribe_my_channel #verilog
what is vivado,how do i run vivado,vivado, vivado tutorial, vivado tutorial,
![](https://i.ytimg.com/vi/onMmG_U4SVo/maxresdefault.jpg)